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
Abstract -- A novel noninverting boost-buck dc-dc converter 
topology is presented, applicable when both sides of the 
converter need to have the same grounding. It is based on the 
back-to-back connection of two n-level diode-clamped converter 
legs, and allows bidirectional power flow. A simplified topology 
is proposed for unidirectional power flow applications. Two new 
pulse width modulation strategies with different advantages are 
proposed to operate the converter guaranteeing dc-link 
capacitor voltage balance in every switching cycle for all 
possible operating conditions and using small capacitance 
values. The semiconductor device losses are analytically 
compared to the losses in a conventional two-level boost-buck 
converter. The analysis yields a higher efficiency for the 
multilevel converter, especially as the number of levels 
increases. Experimental results are presented to validate the 
good converter performance in a five-level converter prototype. 
 
Index Terms—Dc-dc power conversion, multilevel systems, 
pulse width modulated power converters, pulse width 
modulation. 
I.   INTRODUCTION 
Buck-boost or boost-buck dc-dc converters are required in 
applications with an output voltage level within an input 
voltage range. For instance, in battery powered systems (e.g., 
in portable equipments) where the battery voltage might be 
higher or lower than the desired output voltage depending on 
the battery charge state. Other applications include the 
interfacing of dc energy sources such as photovoltaic panels 
[1] and thermoelectric generators [2], dc-dc converters for 
telecom power supplies [3], connection of battery powered dc 
buses with different voltage levels (requires bidirectional 
power flow), etc. In general, the potential applications 
present a wide range of power and voltage levels. 
Additionally, the step-down (buck) and step-up (boost) 
voltage capabilities of these converters make them usable in 
most dc-dc conversion applications. 
The conventional topology for the noninverting buck-
boost (boost-buck) converter is made up of a cascaded 
connection of a two-level buck (boost) converter and a two-
level boost (buck) converter. In [4], two new topologies are 
proposed employing lower-voltage-rated devices to improve 
the efficiency of the converter. A different approach to 
benefit from the better economical and performance features 
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of lower-voltage-rated devices operating at lower blocking 
voltage levels is to use a multilevel converter. In [5]-[6] 
capacitor-clamped topologies are used for buck dc-dc 
conversion applications. In [7], the use of a three-level 
neutral-point-clamped leg is introduced in dc-dc converters 
with galvanic isolation. However, so far no diode-clamped 
topologies have been reported in dc-dc power conversion 
with the same grounding for the input and output sides, 
except for the three-level topology employed in [8], which is 
derived from a three-level neutral-point-clamped converter 
leg. 
This paper explores the possibility and benefits of using n-
level diode-clamped topologies in dc-dc conversion 
applications. In Section II, a bidirectional boost-buck dc-dc 
converter topology made up of two diode-clamped n-level 
converter legs is proposed. A simplified topology for 
unidirectional power flow applications is also presented. 
Section III defines two possible pulsewidth modulation 
(PWM) strategies and proposes a closed-loop balancing 
control to maintain the dc-link capacitor voltages balanced in 
every switching cycle. Section IV analyzes the possible 
reduction in semiconductor device losses as compared to a 
conventional two-level converter. Section V presents 
experimental results verifying the good performance of the 
proposed converter and Section VI outlines the conclusions. 
II.   CONVERTER TOPOLOGY 
Fig. 1 shows the elementary topologies for noninverting 
and bidirectional dc-dc conversion with both buck and boost 
operating modes. They are derived from the cascaded 
connection of a two-level buck (boost) converter and a two-
level boost (buck) converter. The circuit in Fig. 1(b) presents 
two inductors and a capacitor vs. only one inductor in Fig. 
1(a). However, Fig. 1(a) presents pulsating (non-continuous) 
input and output currents ia and ib which will usually require 
the introduction of capacitance at the input and output 
terminals of the converter, whereas these currents are 
continuous in Fig. 1(b). 
The proposed dc-dc converter topology, which is the 
multilevel extension of Fig. 1(b), made up of two back-to-
back connected diode-clamped converter legs, is shown in 
Fig. 2. A dc source/load is connected at terminals A and 1, 
and a dc load/source is connected at terminals B and 1. A 
converter made up of a single leg is not considered because 
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 the dc-link capacitor voltages cannot be balanced in this case 
[5], except for the particular three-level topology described in 
[8]. As can be seen, the topology is symmetric, allowing 
power flow in both directions and any positive value of 
m = VB / VA (buck and boost operating modes possible). 
In unidirectional power flow applications, the topology 
can be simplified by removing half of the switches and half 
of the anti-parallel diodes of each leg. Additionally, we can 
further simplify the topology by removing half of the 
clamping diodes as shown in Fig. 3. 
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Fig. 1.  Basic bidirectional dc-dc converters with buck and boost operating 
modes. (a) Buck-boost topology. (b) Boost-buck topology. 
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Fig. 2.  Multilevel diode-clamped dc-dc converters. (a) Functional diagram of 
an n-level converter. (b) Five-level converter topology. 
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Fig. 3.  Simplified five-level topology in unidirectional power flow 
applications (ia, ib > 0). 
III.   PULSEWIDTH MODULATION AND CAPACITOR VOLTAGE 
BALANCE CONTROL 
Two pulsewidth modulation (PWM) strategies have been 
derived for the proposed converter. The converter legs are 
operated in a quasi-two-level mode similar to what has been 
proposed in [9] for dc-ac multilevel diode-clamped three-
phase converters and, additionally, the dc-link capacitor 
voltage balance is guaranteed in every switching cycle. 
The PWM strategies are defined in terms of variables dxy, 
which represent the duty ratio of the connection of the output 
leg terminal x ({a, b}) to the dc-link point y ({1, 2,…,n}) 
in a given switching cycle. It will be assumed that VA > VB. If 
VA < VB, we just need to swap the defined duty ratios of legs 
a and b, due to the symmetry of the topology. To guarantee 
capacitor voltage balance under high current ripple, unequal 
switching behavior, etc., these PWM strategies are combined 
with the closed-loop balancing control presented in [10] (in 
particular, with perturbation scheme A). 
There are three conditions that must be met by both 
modulations strategies. First of all, to guarantee the dc-link 
capacitor voltage balance in every switching cycle, the 
average current in every switching cycle injected into the 
inner dc-link points (ij,a+ij,b = daj·ia–dbj·ib, j{2, 3,…,n–1}) 
must be zero. Assuming a lossless converter (VA·Ia = VB·Ib), 
this condition can be expressed as  .1,...,3,2;  njdmd ajbj  (1) 
Second, in steady state and assuming capacitor voltage 
balanced operation 
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where Vn (= vC1+vC2+…+vC(n–1)) is the total dc-link voltage. 
Third, the leg duty-ratios must verify 
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aj dd  (3) 
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 A.   PWM Scheme 1 
To minimize the number of switching transitions in leg a 
and the value of the total dc-link voltage Vn 
.01 ad  (4) 
All leg duty-ratios of connection to the inner dc-link 
points are set to the same value, to have the same margin for 
capacitor voltage balance regulation 
  ,,,, 132 naaa ddd   (5) 
where  (>0) is a user-defined parameter. 
From (3)-(5)   .21  ndan  (6) 
Combining (1) and (5) 
  .,,, 132  mddd nbbb   (7) 
From (2) and (5)-(7)   .21  nmdbn  (8) 
Finally, from (3), (7), and (8) 
.11 mdb   (9) 
Therefore, PWM Scheme 1 is defined by (4)-(9) 
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Provided that currents ia and ib are approximately constant 
over the switching cycle, this PWM scheme guarantees 
capacitor voltage balance in every switching cycle. As 
mentioned earlier, to guarantee capacitor voltage balance 
under high current ripple, unequal switching behaviour, etc., 
this PWM scheme is combined with the balancing control 
presented in [10] (in particular, with perturbation scheme A) 
applied to leg b. The value of the dc-link voltage Vn and the 
maximum value of  are 
 
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(11) 
On one hand, it is interesting to have a small value of  to 
decrease the value of Vn and hence reduce the device 
blocking voltage and switching losses. On the other hand, it 
is interesting to increase its value to have more dc-link 
capacitor voltage balancing margin [10]. A tradeoff has to be 
made. 
 
 
B.   PWM Scheme 2 
An alternative PWM strategy is defined by 
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In this case, the value of Vn and the maximum value of  
are 
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(13) 
This PWM scheme presents a higher number of switching 
transitions and a higher value of Vn than PWM scheme 1, but 
it has more margin to regulate the dc-link capacitor voltages 
because the balancing control [10] can be applied to both 
converter legs a and b, and it allows the integration of the 
gate-driver power supplies within the power device die for all 
devices of the two converter legs [11], [12]. 
IV.   SEMICONDUCTOR DEVICE LOSS ANALYSIS 
A discussion follows regarding the comparison of 
semiconductor device losses in the conventional two-level 
and the proposed n-level boost-buck converters. The 
comparison is made for the same terminal voltages VA and 
VB, the same constant (negligible ripple) terminal currents Ia 
and Ib, with Ia = m·Ib. We will further assume that VA > VB, 
without loss of generality due to the symmetry of the 
topology. 
Assuming a similar value of the conduction voltage drop 
per rated voltage for all semiconductor devices, conduction 
losses should be similar in both cases. The main difference in 
device losses will be due to the different switching pattern. 
The next two subsections explore the difference in switching 
and reverse recovery losses. 
A.   Switching Losses 
For each converter leg, switching transitions occur in 
pairs: one switch turns off and one switch turns on. To 
simplify the analysis, it is initially assumed that diodes are 
ideal (lossless) and that the losses are concentrated in either 
the controlled device turning on or the device turning off, 
according to the pattern described in Fig. 4, where vs(t) and 
is(t) are the voltage across the switch and the current through 
the switch, respectively. The absolute values of the voltage 
and current slopes during transitions are assumed to be 
constant and equal to sv and si, regardless of the value of Vs 
and Is. With these assumptions, the energy lost in a switching 
transition of an n-level converter leg is 
    .1212 i
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Fig. 4.  Voltage and current waveforms during switching transitions in the 
controlled devices concentrating the switching losses. 
 
Let us additionally assume that sv/si = k·VA/Ib; i.e., the 
voltage and current transition times (Tv and Ti) are equal for 
Vs = k·VA and Is = Ib. The comparison is initially made 
assuming that leg a of the two-level converter is not 
switching; i. e., the high-side switch of leg a is permanently 
on and the low-side switch is off. This is the less favorable 
case for the multilevel (n  3) converter, since in this 
converter both legs are switching, according to (10) and (12). 
The ratio of the switching losses per switching-cycle in 
leg b of the multilevel converter (ETs,b,n) with regard to the 
switching losses in leg b of the two-level converter (ETs,b,2) 
can be computed as 
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(15) 
Fig. 5 shows this ratio for  = 0.01 and several values of k. 
It can be observed that, for low values of , the multilevel 
converter produces lower losses in leg b than the two-level 
converter, especially as n increases and k decreases. The 
results are similar for both PWM schemes. 
The ratio of total switching losses in both legs a and b of 
the multilevel converter (ETs,ab,n = ETs,a,n + ETs,b,n), with 
reference to the same losses in the two-level converter 
(ETs,ab,2), can be computed as 
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Fig. 6 shows this ratio as a function of m and for several 
values of n and k. The ratio increases as m approaches 1. The 
multilevel converter presents lower overall switching losses 
for all the range of variable m for values of n high enough 
and values of k low enough. 
The results in Figs. 5 and 6 assume that only one leg in the 
two-level converter is switching. To avoid small duty-ratio 
values of the switch control signals when m  1 or for other 
design purposes, it may be interesting to operate the two-
level converter with both legs switching. In this case, the 
switching losses of the multilevel converter will be clearly 
lower. Fig. 7 shows the ratio of the total losses as a function 
of n for a case where the two-level converter is operated with 
the same duty ratio for the boost and buck converter stages, 
m  1, producing a voltage Vn = 2·VA. The multilevel 
converter is operated with PWM scheme 2 and  = 1/n to 
produce the same Vn value. The ratio of losses in this case 
can be computed as 
 
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Further reduction of the ratio of losses in Figs. 5-7 can be 
expected if the low-voltage-rated devices of the multilevel 
converter can operate with higher values of sv and si than the 
devices of the two-level converter. 
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Fig. 5.  Ratio of the switching losses in leg b as a function of the number of levels n, for  = 0.01. (a) PWM scheme 1. (b) PWM scheme 2. 
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Fig. 6.  Ratio of the total switching losses in legs a and b as a function of m, for  = 0.01. (a) PWM scheme 1. (b) PWM scheme 2. 
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Fig. 7.  Ratio of the total switching losses in legs a and b as a function of n. 
Conditions: m  1, both legs of the two-level converter switching, Vn = 2·VA, 
and the multilevel converter operated with PWM scheme 2 and  = 1/n. 
B.   Reverse Recovery Losses 
Reverse recovery losses occur when a conducting diode 
turns off and recovers a reverse-biased operating point [13]. 
The reverse recovery current produces losses not only in the 
diode but especially in the corresponding switch turning-on 
and supplying the reverse recovery current. The total energy 
loss can be roughly estimated as  ,arrDbrr ItQVE   (18) 
where VDb is the device (diode and switch) blocking voltage, 
I is the diode and switch conducting current, and Qrr is the 
reverse recovery charge, which is a function of the diode 
rated voltage (VDr) (or diode technology), VDb, I, and si. This 
charge is the addition of the minority carriers that must be 
removed from the diode p-n junction and the charges 
required to build up the blocking voltage across the effective 
capacitance of the depletion layer. Variable ta is the time 
elapsed from the point in time where the diode conducts a 
zero current until it reaches the peak reverse recovery 
current, which is a function of VDr , I, and si. 
In a two level converter, only one diode conducts and 
produces reverse recovery losses per leg and per switching 
cycle. These losses are     .,,,,, iDraiDrrrTrr,2 IsIVtsIVVQVE nn   (19) 
To study the multilevel (n  3) converter case, the diode-
clamped topology presented in [14] is assumed, where all 
diodes have a blocking voltage equal to Vn/(n–1). In this 
topology, and assuming PWM scheme 2, (n–1)·n/2 diodes 
conduct per leg in every switching cycle. They conduct in n–
1 groups of 1, 2, …, and n–1 series-connected diodes. Each 
group of series-connected diodes turns off against the turn on 
of a switch with blocking voltage Vn/(n–1) supplying the 
reverse recovery current to remove the minority carriers in 
the p-n junctions. Only one diode in the group immediately 
recovers its blocking voltage. Therefore, the reverse recovery 
losses in this transition are equivalent to the full reverse 
recovery losses of a two-level converter with blocking 
voltage Vn/(n–1). The remaining diodes will only produce 
reverse recovery losses through the current required to charge 
the effective capacitance of their depletion layer when they 
recover their blocking voltage. Assuming these losses to 
recharge the effective capacitance negligible, the per-leg and 
per-switching-cycle total reverse recovery energy loss in a 
multilevel converter is 
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If both the two-level and multilevel converters operate 
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 with the same dc-link voltage Vn, it can be reasonably 
expected that 
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Therefore, the total reverse recovery losses in the 
multilevel converter can be expected to be lower than in the 
two-level converter. 
V.   EXPERIMENTAL RESULTS 
Figs. 9 and 10 present experimental results obtained with 
the setup shown in Fig. 8. A five-level converter prototype 
with 150 V metal oxide semiconductor field effect transistors 
(MOSFETs) has been used. The two PWM schemes are 
tested under buck and boost operating modes. The 
computation of the 8 independent leg duty-ratios is 
performed by the embedded PowerPC of dSpace DS1103. 
This information is sent to an Altera EPF10K70 
programmable logic device in charge of generating the 16 
switch control signals. It is interesting to note that the dc-link 
capacitor voltages remain balanced, despite of the significant 
current ripple. 
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 Fig. 8.  Experimental setup. 
 
 
VI.   CONCLUSION 
A novel multilevel noninverting boost-buck dc-dc 
converter topology has been presented. The topology is 
applicable when both sides of the converter need to have the 
same grounding. It consists of the back-to-back connection of 
two n-level diode-clamped converter legs. Two new PWM 
strategies with different advantages have been proposed to 
operate the converter guaranteeing dc-link capacitor voltage 
balance in every switching cycle and using small capacitance 
values. According to the analysis presented, the overall 
converter efficiency can be expected to be higher than in the 
conventional two-level boost-buck converter because of the 
use of lower voltage rated devices with better performance 
features and also operated at lower blocking voltage values. 
If a particular switch (e.g., MOSFET), ideally with 
integrated auxiliary circuitry (gate driver, gate-driver power 
supply, protections…), and a particular diode (e.g., 
Schottky), both with good performance characteristics, are 
available; then, multilevel converters of different voltage 
ratings could be built from these two devices. The extended 
use of these two devices could bring their cost down enough 
to make the proposed multilevel topologies competitive with 
conventional topologies. 
The converter symmetry, buck and boost capabilities, 
bidirectional power flow, good efficiency and low cost from 
using selected optimal cost and performance devices, and 
continuous input and output currents, make this converter a 
possible candidate for a universal, easily scalable dc-dc 
converter topology to be used in a number of different 
applications. 
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Fig. 9.  Experimental results for vC1, vC2, vC3, vC4, va, vb, VA, VB,  ia, and ib with the setup shown in Fig. 8 and in the following conditions: prototype built with 150 
V MOSFETs, m = 0.5, VA = 100 V, C  = 155 F, La = Lb = 2.5 mH, RL = 16,5 , CL = 470 F, switching frequency fs = 5 kHz,  = 0.05, no output voltage 
regulation, and with the closed-loop balancing control of [10]. (a) PWM scheme 1. (b) PWM scheme 2. 
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Fig. 10.  Experimental results for vC1, vC2, vC3, vC4, va, vb, VA, VB,  ia, and ib with the setup shown in Fig. 8 and in the following conditions: prototype built with 
150 V MOSFETs, m = 2, VA = 50 V, C  = 155 F, La = Lb = 2.5 mH, RL = 33 , CL = 470 F, switching frequency fs = 5 kHz,  = 0.05, no output voltage 
regulation, and with the closed-loop balancing control of [10]. (a) PWM scheme 1. (b) PWM scheme 2. 
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